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[571 ABSTRACT 
A technique is described for use in determining the 
reliability of microscopic conductors deposited on an 
uneven surface of an integrated circuit device. A wafer 
containing integrated circuit chips is formed with a test 
area having regions of different heights. At the time the 
conductors are formed on the chip areas of the wafer, 
an elongated serpentine assay conductor is deposited on 
the test area so the assay conductor extends over multi- 
ple steps between regions of different heights. Also, a 
first test conductor is deposited in the test area upon a 
uniform region of fxst height, and a second test conduc- 
tor is deposited in the test area upon a uniform region of 
second height. The occurrence of high resistances at the 
steps between regions of different height is indicated by 
deriving the “measured length” of the serpentine con- 
ductor using the resistance measured between the ends 
of the serpentine conductor, and comparing that to the 
design length of the serpentine conductor. The percent- 
age by which the measured length exceeds the design 
length, at which the integrated circuit will be discarded, 
depends on the required reliability of the integrated 
circuit. 
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ent uniform height (so there are no steps along a test 
conductor), to account for possible differences in resis- 
tance per unit length of the regions of different heights. 
The novel features of the invention are set forth with 
particularity in the appended claims. The invention will 
be best understood from the following description when 
read in conjunction with the accompanying drawings. 
INTEGRATED CIRCUIT RELIABILITY TESTING 
ORIGIN OF THE INVENTION 
The invention described herein was made in the per- 
formance of work under a NASA contract, and is sub- 
ject to the provisions of Public Law 96-517 (35 USC 
202) in which the Contractor has elected not to retain 
title. 
TECHNICAL FIELD 
10 
This invention relates to techniques for testing the 
reliability of integrated circuits. 
BACKGROUND ART 15 
The reliability of microscopic conductors deposited 
on integrated circuits formed on a wafer, can be evalu- 
ated by forming a long serpentine resistance structure 
or assay conductor on the same wafer and measuring 
the resistance between the ends of the serpentine assay 20 
conductor. The resistance between the ends of the ser- 
pentine conductor determines the “measured length” of 
the serpentine conductor. This measured length is then 
compared to the design length of the serpentine conduc- 
tor which is known from the design layout of the ser- 25 
pentine conductor, to determine discrepancies that may 
indicate defects in the serpentine conductor. A similar 
method is to compare the resistance between the ends of 
the serpentine conductor and the level of resistance that 
would be expected in the absence of defects, of an ideal 30 
serpentine conductor. Both methods are equivalent and 
can be used interchangeably. 
In some integrated circuits, the microscopic conduc- 
tors of the circuit pass along steps connecting regions of 
different heights. There is a considerable possibility of 35 
defects in a conductor along the steps where the con- 
ductor extends between the regions of different heights. 
Also, the conductor may have different widths at the 
different heights, due to masks through which light is 
passed to define the conductors, being out of focus. A 
higher than expected resistance for a serpentine assay 
conductor extending along the multiple steps, could be 
due to the conductor having a smaller than expected 
width, which does not indicate unreliability. A testing 
method and apparatus which enabled assessment of the 
causes of a discrepancy between the ideal and the mea- 
sured resistance of the serpentine assay conductor, 
would be of considerable value. 
STATEMENT OF THE INVENTION 
In accordance with one embodiment of the present 
invention, a method and apparatus are provided for 
indicating the reliability of microscopic conductors on 
integrated circuits that pass across regions of different 
heights. The apparatus includes an elongated assay con- 
ductor on the integrated circuit device, which extends 
along multiple steps between regions of first and second 
heights. The apparatus also includes a test structure 
with an elongated test conductor on the integrated 
circuit device, which extends along a region of uniform 
height. A measurement is taken of the resistance of the 
assay conductor. A measurement is also taken of the 
resistance of the test conductor, which indicates the 
resistance per unit length that should be expected from 
the assay conductor. The test conductor is formed at the 
same time as the assay conductor, so they have the same 
width and thickness. The test structure may include two 
test conductors, each extending along a region of differ- 
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BRIEF DESCRIPTION OF THE DRAWINGS 
FIG. 1 is a perspective view of an integrated circuit 
device with which the present invention is useful. 
FIG. 2 is a perspective view of the test area of the 
device of FIG. 1. 
FIG. 3 is an enlarged perspective and sectional view 
of a portion of the test area of FIG. 2. 
FIG. 4 is a sectional view of a portion of the circuit of 
FIG. 3. 
FIG. 5 is a view of circuit similar to that of FIG. 4, 
but showing a higher degree of thinning. 
FIG. 6 is a view similar to that of FIG. 4, for a theo- 
retical assay conductor which has a single high region 
and a single low region, and showing the difference 
between design and actual assay conductor lengths. 
DETAILED DESCRIPTION OF THE 
INVENTION 
FIG. 1 illustrates an integrated circuit device 10 
which includes a silicon wafer on which numerous 
integrated circuits 12 have been formed. The device 
also includes a test area 14 where a test apparatus is 
formed that is useful in testing the reliability of portions 
of the integrated circuits. FIG. 2 illustrates the test area 
14, showing a test apparatus 16 that is useful in testing 
the reliability of microscopic conductors that must pass 
over steps extending between areas of different height. 
The apparatus includes an assay conductor 20 that ex- 
tends over multiple steps 22 between regions such as 24 
and 26 of different heights. The assay conductor 20 
extends in a serpentine configuration, to provide a long 
length of conductor in a limited area. In one example, 
the width W1 of the conductor along most of its length 
is about 5 microns, and the assay conductor has a total 
length between its opposite end portions 30, 32 of 10 
cm. Similar conductors extending over surface areas of 
different height occur in the circuits of the integrated 
circuit device. As shown in FIG. 3, the regions 26 of 
greater height, relative to the surfaces 23 of an insula- 
tive base 25 and of an insulative layer 27 thereon, lie 
over embedded cross-conductors 29. 
As indicated in FIG. 4, an actual integrated circuit 
conductor 28, like the assay conductor 20, is formed by 
depositing it on the uneven surface 34 of the integrated 
circuit device, arrows 36 indicating the direction of 
material motion during its deposition. After deposition, 
typical prior art methods are used, such as depositing a 
photoresist, exposing the photoresist through a mask 
washing away only the exposed or unexposed areas, and 
etching away the areas unprotected by photoresist. 
Thinning can occur at the steps 22. FIG. 5 illustrates a 
situation where the transition between the different 
heights is steep and thinning is more pronounced at 
steps 22’. In addition, “necking” can occur, where the 
width of the conductor along the step is narrow as 
indicated at 22 N in FIG. 3. The reduced cross sectional 
area along the steps introduces higher conductor resis- 
tance and is a major source of defects in such integrated 
circuits. 
3 
Another mechanism that introduces higher assay 
conductor resistance compared to the ideal conductor is 
that the assay conductor length increases due to undula- 
tions of the assay conductor in going over steps. How- 
ever, this length increase is considered negligible com- 
pared to the total length of the assay conductor. 
By measuring the resistance along the long serpentine 
assay conductor 20 (FIG. 2), the “measured length” of 
the serpentine assay conductor is calculated. Such cd- 
culation can be made by knowledge as to how the ser- 
pentine assay conductor was formed and the resistance 
per unit length of the assay conductor over the regions 
of fust and second heights. The resistance per unit 
length of the assay conductor over the regions of first 
and second heights are derived from the test conductor 
resistance measurements. The measured length of the 
assay conductor includes the effects of the steps and the 
step transitions, and of necking and thinning, each of 
which introduce higher assay conductor resistance 
measurements when present. The design length of the 
assay conductor is derived from the design layout of the 
assay conductor (which assumes no defects). By com- 
paring the assay conductor “measured length” to its 
design length, it is possible to obtain an indication of the 
reliability of an assay conductor extending over steps. 
In one example, if the measured length of the assay 
conductor exceeds 150% of the design length of the 
assay conductor, then this indicates excessive resistance 
along the steps. The percentage by which the measured 
length exceeds the design length, at which the inte- 
grated circuit device will be discarded, depends on the 
required reliability of the integrated circuit. 
Equations 1 through 4 written below, show how one 
calculates the measured serpentine length (for an assay 
conductor), the measured serpentine resistance, the 
difference between actual and design serpentine lengths 
for low or high regions, and the design serpentine 
length. 
- 
Eq. 1 
(Rserp.meas * Lserp.design) 
(Rlow * Llow.design + Rhigh Lhigh.design) Lserp.meas = 
Eq. 2 
Rserpmeas = Rlow * Llow.design + Rhigh * Lhigh.design + 
2Lo(Rlow - Rhigh) + 2Rstep 
Eq. 3 
Eq. 4 
2Lo = Lhigh.design - Lhigh = Llow - Llow.design 
Lserp.design = Llow.design + Lhigh.design = Llow -+ Lhigh 
Lserp.meas = measured serpentine length 
Lserp.design = design serpentine length 
Rserp.meas = measured serpentine resistance 
Rlow = resistance per unit length over the low region 
Rhigh = resistance per unit length over the high region 
Rstep = step resistance due to necking, thinning and undulation 
Llow.design = design serpentine length over the low region 
Lhigh.design = design serpentine length over the high region 
Llow = actual serpentine length over the low region 
Lhigh = actual serpentine length over the high region 
2Lo = difference between actual and design serpentine 
4 
-continued 
length over low or high regions 
FIG. 6 shows the quantities above for a theoretical 
5 conductor having a single high region and a single low 
region. 
As shown in FIG. 2, the assay conductor 20 is formed 
with assay conductor pads at its opposite end portions 
30, 32. These pads include a current pad 40, 42, and a 
lo voltage pad 44, 46 at each end portion of the assay 
conductor. A source of current 50 is connected through 
a current meter 52 between the two current pads 40,42 
to pass a measured current along the length of the assay 
conductor. A voltmeter 54 is connected between the 
l5 opposite voltage pads 44, 46 to measure the voltage 
between the end portions of the assay conductor. Of 
course, the measurements of voltage and current enable 
a determination of the resistance along the length of the 
Where a relatively small percentage change in mea- 
sured length, such as from 140% to 160% of designed 
length, is enough to change from an acceptable to an 
unacceptable level, it is important to determine the 
25 measured length of the assay conductor with accuracy. 
The factors that affect accuracy of determination of the 
measured length, are the actual width, the actual thick- 
ness, and the proportions of raised and lowered areas of 
the assay conductor. 
The assay conductor and the conductors of the inte-, 
grated circuits are formed by techniques that require a 
mask to define the placement and width of the conduc- 
tors. If the mask is not formed or positioned precisely, 
the width of the conductors will vary from the intended 
35 width. Thus, the width W1 along the low region may 
turn out to be 4 microns or 6 microns instead of the 
intended 5 microns. 
Applicant determines the resistance per unit length of 
the assay conductor over the first and second height 
4o regions by forming two test structures 60, 80 (FIG. 2) 
which includes a test structure conductor 62 with two 
portions 63, 65. The test structures 60, 80 are formed at 
the same time as the assay conductor 20, using the same 
equipment and setup, and with the equipment designed 
45 to make the test conductor and assay conductor of the 
same width, when over a region of the same height. The 
test conductor portion 63 is formed on an area 68 of 
uniform height which is the same as region 24. The test 
conductor portion 65 is formed on an area 82 of uniform 
50 height which is the same as region 26. The test structure 
60 includes a pair of voltage pads 64, 66, and the test 
structure 80 includes a pair of voltage pads 90, 92. A 
measured current is passed along the length of the test 
conductor 62 and the voltage drop along its length is 
55 measured as by a voltmeter 70, 94 connected between 
the voltage pads. The precise distance between the 
locations where the voltage pads contact the test con- 
ductor 62 is known, and the voltage and current mea- 
surements enable a determination of the resistance per 
60 unit length of the test conductor over the regions of 
raised and lowered heights. 
The assay conductor includes multiple lower por- 
tions such as 71 of a lower height and multiple raised 
portions 72 of an elevated height, as well as multiple 
65 step regions connecting them. It is possible for the 
widths Wi and W2 of the lower and raised portions 71, 
72 to differ. This may be due to a mask being in focus at 
one level but out of focus at another level. 
” 
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As seen in equation 1, the assay conductor measured 
length Lserp.meas depends on the proportion of the 
assay conductor over the lower and raised areas. Due to 
processing events, for example ovedunder-etching of 
a test structure which includes a first elongated test 
conductor on said integrated circuit device which 
extends along a region of substantially constant 
height, said test conductor having the same width 
layers, the actual proportion of the assay conductor 
over the lower and raised areas is not easily known. 
FIG. 6 shows how the design and actual steps can dif- 
fer. Applicant uses the design proportions of the assay 
conductor as a good estimate of the actual proportions 
of the assay conductor when determining the measured 
length of the assay conductor. Where the resistance per 
unit length of the assay conductor over the raised and 
lowered regions differ and the design proportions of the 
assay conductor do not provide a good estimate of the 
actual proportion of the assay conductor over the re- 
gions of different heights, the measured length of the 
assay conductor can be shorter or longer than the de- 
sign length (assuming no thinning and necking at the 
steps). An optical measurement technique, such as 
SEM, may be used to determine the proportions of the 
assay conductor lying over the raised and lowered areas 
to eliminate the assay conductor length increase/de- 
crease due to over/under-etching of layers during the 
fabrication process. Where the step transition is gradual 
and thinning and necking do not occur, so that 
Rstep=O, the difference between the actual and design 
serpentine assay conductor length over low or high 
regions, 2L0, is determined from equation 2. 
Thus, the invention provides a method and apparatus 
for indicating the reliability of circuit conductors which 
have been formed on an uneven surface of an integrated 
circuit device. An elongated assay conductor extends 
along multiple steps between regions of fust and second 
different heights on the integrated circuit device and 
instruments are used to measure the resistance between 
the opposite ends of the assay conductor. A test struc- 
ture is also provided, which includes an elongated test 
conductor which extends along a region of substantially 
constant height on the integrated circuit. The equip- 
ment is also used to measure the resistance of the test 
conductor, to thereby determine the resistance per unit 
length of the assay conductor. The apparatus preferably 
includes two test structures, each with a test conductor 
at a different one of the two heights along which the 
assay conductor extends, to take account of the fact that 
the resistance per unit length can vary with the height 
of the surface on which a conductor is formed. The test 
conductors of the two test structures can be connected 
in series, with each having a current pad, so current can 
flow through the two test conductors in series, to sim- 
plify testing and reduce the size of the test structure. 
Although particular embodiments of the invention 
have been described and illustrated herein, it is recog- 
nized that modifications and variations may readily 
occur to those skilled in the art and consequently it is 
intended to cover such modifications and equivalents. 
We claim: 
1. Apparatus for use in determining the reliability of 
circuit conductors on an uneven surface of an inte- 
grated circuit device, wherein the surface has regions at 
fust and second different heights and said circuit con- 
ductors have portions extending in steps between said 
regions of different heights, comprising: 
an elongated assay conductor on said integrated cir- 
cuit device which extends along multiple steps 
between regions at said first and second heights, 
said elongated conductor having opposite ends and 
assay conductor pads at said ends; 
5 as portions of said assay conductor that lie at one of 
said heights, said conductor having opposite end 
portions and test structure pads at said test conduc- 
tor end portions; 
means connectable to said assay conductor pads for 
measuring the resistance along the length of said 
assay conductor, and connectable to said test struc- 
ture pads for determining the resistance of said test 
structure conductor, whereby to obtain an indica- 
tion of the reliability of said assay conductor. 
2. The apparatus described in claim 1 wherein: 
said test structure includes a second elongated test 
conductor on said integrated circuit device which 
extends along another region of substantially con- 
stant height, said first mentioned and second test 
conductors extending along regions of said first 
and second heights. 
10 
l5 
2o 
3. The apparatus described in claim 1 wherein: 
said test structure includes a second test conductor 
having opposite end portions, said first mentioned 
test conductor and second test conductor respec- 
tively extending along first and second regions of 
said fust and second heights, said end portions of 
said first and second test conductors each including 
a first end portion joined to the first end portion of 
the other test conductor; 
said test structure pads including a pair of current 
pads each joined to second of said end portions of 
said test conductors, and two pairs of voltage pads 
each pair having a pad joined to an opposite end 
portion of one of said test conductors; 
said means for measuring and determining including 
means for applying a current to flow between said 
pair of current pads and means for measuring the 
voltage between each of said pairs of voltage pads. 
4. Apparatus for use in determining the reliability of 
circuit conductors on an uneven surface of an inte- 
grated circuit device wherein the surface has regions at 
first and second different heights and said circuit con- 
45 ductors have portions extending in steps between said 
regions of different heights, comprising: 
an elongated assay conductor on said integrated cir- 
cuit device, said assay conductor extending along 
multiple steps between regions at said first and 
second heights, said elongated conductor having 
opposite ends and having assay conductor pads at 
said ends; 
a test structure assembly which includes first and 
second elongated test conductors each extending 
along a region of substantially uniform height, with 
said first and second test conductors lying at re- 
gions of said first and second heights, and with said 
first and second conductors having the same 
widths as portions of said assay conductor that lie 
respectively at said regions of fust and second 
heights; 
means for measuring the resistance along the length 
of said assay conductor, and along the length of 
each of said test conductors. 
5. A method for judging the reliability of circuit con- 
ductors which have been formed on an uneven surface 
of an integrated circuit device wherein the surface has 
regions at first and second different heights and said 
25 
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circuit conductors have portions extending in steps 
between said regions of different heights, comprising: 
forming an assay surface area on said integrated cir- 
cuit device which has multiple regions at said first 
and second heights; 5 
forming an elongated assay conductor on said assay 
surface area so the assay conductor extends in mul- 
tiple steps over said regions of first and second 
heights thereon; 
measuring the resistance along a known length of said 10 
assay conductor; 
forming a first test conductor on a region of said assay 
surface area which is of substantially uniform 
height, at substantially the same time as said step of 
measuring the resistance along a known length of said 
test conductor, whereby to enable a determination 
of the effect of said multiple steps on the resistance 
of said assay conductor. 
- - forming an elongated assay conductor; and 15 
6. The method described in claim 5 wherein: 
said step of forming a test conductor includes forming 
a second test conductor on a region of said assay 
surface area which is of substantially uniform 
height at substantially the same time as said first 
20 
25 
mentioned test conductor is formed, with the 
heights of said first and second test conductors at 
said first and second heights, and measuring the 
resistance along a known length of said second test 
conductor. 
7. The method described in claim 5 wherein: 
said step of forming a test conductor includes forming 
first and second test structures, including forming 
said first mentioned test conductor at said first 
height, forming a second test conductor at a sub- 
stantially uniform height equd to said second 
height, with each test conductor having first and 
second opposite end portions, forming a connect- 
ing conductor that connects said first end portions 
of said first and second test conductors, forming a 
current pad at each of said second end portions of 
said test conductors, and forming a voltage pad at 
each end portion of each test conductor; 
said step of measuring includes passing a current in 
series through said current pads and said test con- 
ductors, and measuring the voltage between the 
voltage pads at the opposite ends of each each test 
conductor. * * * * *  
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